Welcome![Sign In][Sign Up]
Location:
Search - vhdl signed divider

Search list

[Otherfpdiv_vhdl四位除法器

Description: fpdiv_vhdl四位除法器 -- DESCRIPTION : Signed divider -- A (A) input width : 4 -- B (B) input width : 4 -- Q (data_out) output width : 4 -- DIV_BY_0 (DIVz) output active : high-fpdiv_vhdl four divider-- DESCRIPTION : Signed divider-- A (A) input width : 4-- B (B) input width : 4-- Q (data_out) output width : 4-- DIV_BY_0 (DIVz) output active : high
Platform: | Size: 1024 | Author: 张洪 | Hits:

[VHDL-FPGA-Verilog32divider

Description: 32位元2進位除法器 -32-bit binary divider 2
Platform: | Size: 2048 | Author: chen | Hits:

[MPIdivider

Description: 16位有符号整数除法,将商并入移位后的被除数,节省资源。-16-bit signed integer division, will shift into business after the dividend, saving resources.
Platform: | Size: 1024 | Author: treeyellow | Hits:

CodeBus www.codebus.net